



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/830,036	04/23/2004	Yoshihisa Kaminaga	252117US2SCONT	7508
22850	7590	03/27/2006	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			VU, JIMMY T	
			ART UNIT	PAPER NUMBER
			2821	

DATE MAILED: 03/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/830,036

Applicant(s)

KAMINAGA ET AL.

Examiner

Jimmy Vu

Art Unit

2821



-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 November 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>4/23/04</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

Regarding claim 1, lines 3-4, it is unclear. The phrase of "a plurality of electrode elements...and looking like islands" is not understood. What does applicant mean of the electrode elements being looking like islands. Does applicant mean the electrode elements being big like the islands. So if the electrode elements are looking like the island then how can them (the electrode elements) being formed or fit into the resistor as require in the preamble of claim 1, line 1. Please clarify the limitation as above.

By applying art, the examiner assumes the phrase should be read as "the electrode elements formed on the insulating substrate" for proper reading.

Regarding claim 4, lines 13-14, it is unclear. The phrase of "a plurality of electrode elements...and looking like islands" is not understood. What does applicant mean of the electrode elements being looking like islands. Does applicant mean the electrode elements being big like the islands. So if the electrode elements are looking like the island then how can them (the electrode elements) being formed or fit into the resistor as require in the preamble of claim 1, line 1. Please clarify the limitation as above.

By applying art, the examiner assumes the phrase should be read as "the electrode elements formed on the insulating substrate" for proper reading.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Irikura (U.S. Patent 6,356,021 B2).

As to claim 1, Iikura discloses an electron gun assembly resistor comprising:

an insulating substrate (21-figure 4);

a plurality of electrode elements (22A-22E) formed on the insulating substrate

a resistor element (23) connecting the electrode elements (22A-22E) together and

providing a predetermined resistance value; and

a plurality of metallic terminals (31A-31E) which include flanges in contact with the electrode elements, and which are connected to the electrode elements, the electron gun assembly resistor satisfying

$$L1 < L2,$$

where L1 is an outer dimension of at least one of the electrode elements, and L2 is an outer dimension of the flange of the metallic terminal that is connected to the electrode element whose outer dimensions is L1 (figs. 1-7, column 5, lines 1-50, column 6, lines 35-60).

As to claims 2 and 5, Irikura discloses the flanges are located outward of outer peripheries of the electrode elements (22A-22E), see figs 1-7.

As to claims 3 and 6, Irikura discloses the flanges include tip ends that are curved to cover the electrode elements (Figs 1-7).

As to claim 4, Irikura discloses an apparatus comprising:

a face panel (102);

a funnel (103) integrally connected to the face panel;

a phosphor screen (105) formed on an inner surface of the face panel;

an electron gun assembly (108) arranged in a neck of the funnel, configured to emit electron beams toward the phosphor screen, and including a plurality of grid electrodes; and

an electron gun assembly resistor (see figs 1-7) arranged in the neck (104) and juxtaposed to the electron gun assembly, the electron gun assembly resistor dividing a voltage based on a predetermined voltage division ratio and permitting a divided voltage to be applied to at least one of the grid electrodes, the electrode gun assembly resistor comprising:

an insulating substrate (21);

a plurality of electrode elements (22A-22E) formed on the insulating substrate;

a resistor element (23) connecting the electrode elements together and providing a predetermined resistance value, and

a plurality of metallic terminals (31A-31E) which include flanges in contact with the electrode elements, and which are connected to the electrode elements, the electron gun assembly resistor satisfying

$$L1 < L2,$$

where L1 is an outer dimension of at least one of the electrode elements, and 1.2 is an outer dimension of the flange of the metallic terminal that is connected to the electrode element whose outer dimension is L1.

As to claim 7, Irikura discloses an electron gun assembly resistor configured to divide a voltage based on a predetermined voltage division ratio and to permit a divided voltage to be applied to an electrode of an electron gun assembly, the electron gun assembly resistor comprising:

- an insulating substrate (21);
- a plurality of electrode elements (22A-22E) formed on the insulating substrate;
- a resistor element (23) connecting the electrode elements together and providing a predetermined resistance value; an insulating coating layer which covers the resistor element;
- and

- a plurality of metallic terminals (31A-31E) connected to the electrode elements, respectively, the metallic terminals being arranged without exposing the electrode elements, the insulating coating layer being coated on peripheries of the metallic terminals and being located away from the electrode elements (figs 1-7, column 5, lines 1-50, column 6, lines 35-60, and column 7, lines 5-25).

As to claim 8, Irikura discloses regions where the insulating coating layer covers the peripheries of the electrode elements are regions where the insulating substrate has surface portions that are electrically charged to have a potential higher than that of the metallic terminals (figs 1-7).

As to claim 9, Irikura discloses the metallic terminals include flanges which are in contact with the electrode elements, and the flanges have an outer dimension greater than that of the electrode elements and include portions located outward of the peripheries of the electrode elements (figs 1-7).

As to claim 10, Irikura discloses the insulating coating layer covers the peripheries of the flanges of the metallic terminals without exposing the insulating substrate (figs 1-7).

Response to Arguments

3. Applicant's arguments filed 11/09/05 have been fully considered but they are not persuasive.

Applicant argues:

(a) Irikura does not satisfy the formula $L1 < L2$ as described in the Remarks on page 4.

Examiner disagrees, as shown in fig 4 of the reference, Irikura does disclose an outer dimension of the flange (31b) of the terminals 31A-31E having length (L) from the terminal 31A to the flange 31b, noted as L2, which is longer than the length (L) of the electrode element 22A, noted as L1. So the length of L2 is greater than the length of L1. Therefore, the Ikura meets or satisfies the fomula $L1 < L2$.

(b) Ikura does not disclose "the terminal being arranged without exposing the electrode terminal.

Examiner disagrees because as in claim 7 of the instant application, the applicant does not claim the terminal being arranged completely without exposing the

Art Unit: 2841

electrode element, so that as shown in fig 4, the terminal (31) on the left side completely cover the electrode element of left side 22A, and substantially cover the right side.

Thus, Examiner believes the Ikura reference meets all the limitations of the claimed invention. Hence, the rejection is proper.

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Vu whose telephone number is 571-272-1832. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don Wong can be reached on 571-272-1834. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2841

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jimmy Vu
March 11, 2006.


WILSON LEE
PRIMARY EXAMINER